



U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

**SUPPLEMENTAL INFORMATION
DISCLOSURE STATEMENT**

Application Number 10/009,649	Filing Date May 29, 2002	Examiner Thuy DAO	Art Unit 2192
Invention Title		Inventor VORBACH et al.	

Address to:
Mail Stop Amendment
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on

Date: Sep. 28, 2006

Signature:

Michelle M. Carniaux, Reg. No. 36,098

SIR:

1. In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and in conformance with the procedures of 35 U.S.C. §§ 1.97 and 1.98 and M.P.E.P. § 609, attorneys for Applicant hereby brings the following references to the attention of the Examiner. These references are listed on the attached modified PTO Form No. 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.
2. The filing of this Information Disclosure Statement and the enclosed PTO 1449 shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b).
3. Except for U.S. patent publications, a copy of each patent, publication or other information listed on the modified PTO 1449 is enclosed.
4. The fee for submitting this Information Disclosure Statement is \$180.00. The Commissioner is hereby authorized to charge Deposit Account No. 11-0600 for such fees. A duplicate of this communication is enclosed for charging purposes.

Respectfully submitted,

Dated: 28 Sept, 2006

By: Michelle M. Carniaux (Reg. No. 36,098)
KENYON & KENYON LLP
One Broadway
New York, N.Y. 10004
(212) 425-7200 (telephone)
(212) 425-5288 (facsimile)

CUSTOMER NUMBER 26646

10/04/2006 WARDER1 00000045 110600
02 FC:1806 180.00 DA
10009649

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANTS**

PTO-1449

OCT 07 2006

Attorney Docket No.
2885/56

Serial No.
10/009,649

Applicant(s)
Vorbach et al.

Filing Date
May 29, 2002

Group Art Unit
2192



U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	4,498,134	Feb 1985	Hansen et al.			
	4,720,778	Jan 1988	Hall et al.			
	5,600,845	Feb 1997	Gilson, Kent L.			
	5,737,516	Apr 1998	Circello et al.			
	5,841,973	Nov 1998	Cooke et al.			
	5,887,165	Mar 1999	Martel et al.			
	5,926,638	Jul 1999	Inoue, Masaharu			
	5,960,200	Sep 1999	Eager et al.			
	5,978,260	Nov 1999	Trimberger et al.			
	5,996,083	Nov 1999	Gupta et al.			
	6,003,143	Dec 1999	Kim et al.			
	6,020,758	Feb 2000	Patel et al.			
	6,150,839	Nov 2000	New et al.			
	6,150,837	Nov 2000	Beal et al.			
	6,170,051	Jan 2001	Dowling, Eric M.			
	6,212,650	Apr 2001	Guccione, Steven A.			
	6,216,223	Apr 2001	Revilla et al.			
	6,240,502	May 2001	Panwar et al.			
	6,282,701	Aug 2001	Wygodny et al.			
	6,286,134	Sep 2001	Click, Jr. et al.			
	6,301,706	Oct 2001	Maslennikov et al.			
	6,398,383	Jun 2002	Huang, Yu-Hwei			
	6,404,224	Jun 2002	Azegami et al.			
	6,421,809	Jul 2002	Wuytack et al.			
	6,434,695	Aug 2002	Esfahani et al.			
	6,490,695	Dec 2002	Zagorski et al.			
	6,496,971	Dec 2002	Lesea et al			
	6,542,844	Apr 2003	Hanna, Stephen Dale			
	6,704,816	Mar 2004	Burke, David			
	6,717,436	Apr 2004	Kress et al.			
	6,757,847	Jun 2004	Farkash et al.			
	6,782,445	Aug 2004	Olgiati et al.			
	6,785,826	Aug 2004	Durham et al.			
	6,961,924	Nov 2005	Bates et al.			
	US 2003/0192032	Oct 2003	Andrade et al.			
	US 2003/0061542	Mar 2003	Bates et al.			
	US 2003/0192032	Oct 2003	Andrade et al.			

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANTS
PTO-1449**

Attorney Docket No.
2885/56

Serial No.
10/009,649

Applicant(s)
Vorbach et al.

Filing Date
May 29, 2002

Group Art Unit
2192

EXAMINER'S INITIALS	PATENT/PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
O I P E APR 2006	6,282,701	Aug 2001	Wygodny et al.			
	6,286,134	Sep 2001	Click, Jr. et al.			
	6,301,706	Oct 2001	Maslennikov et al.			
	6,398,383	Jun 2002	Huang, Yu-Hwei			
	6,404,224	Jun 2002	Azegami et al.			
	6,421,809	Jul 2002	Wuytack et al.			
	6,434,695	Aug 2002	Esfahani et al.			
	6,490,695	Dec 2002	Zagorski et al.			
	6,496,971	Dec 2002	Lesea et al.			
	6,542,844	Apr 2003	Hanna, Stephen Dale			
	6,704,816	Mar 2004	Burke, David			
	6,717,436	Apr 2004	Kress et al.			
	6,757,847	Jun 2004	Farkash et al.			
	6,785,826	Aug 2004	Durham et al.			
	6,961,924	Nov 2005	Bates et al.			
	US 2003/0192032	Oct 2003	Andrade et al.			
	US 2003/0061542	Mar 2003	Bates et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	0 463 721	Jan 2, 1992	EPO				
	0 485 690	Jan 2, 1992	EPO				
	0 497 029	Aug 5, 1992	EPO				
	WO 99/00731	Jan 7, 1999	WIPO				
	WO 99/40522	Aug 12, 1999	WIPO				

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Beck et al., From control flow to data flow, TR 89-1050, October 1989, Dept. of Computer Science, Cornell University, Ithaca, NY, pp. 1-25.
	Hauser, J.R. et al., "GARP: A MIPS Processor With A Configurable Coprocessor," University of California, Berkeley, IEEE, 1997, pp. 24-33.
	Hedge, S.J. et al., "3-D WASP Devices for On-Line Signal and Data Processing," Aspex Microsystems, Brunel University, Uxbridge, United Kingdom, IEEE 1994, pp. 11-21.
	Iseli, C., et al., "A C++ Compiler for FPGA Custom Execution Units Synthesis," IEEE, 1995, pp. 173-179.
	Jacob, Jeffrey et al., "Memory Interfacing and Instructions Specification for Reconfigurable Processors," ACM 1999, pp. 145-154.
	Ling, X., "WASMII: An MPLD with Data-Driven Control on a Virtual Hardware," Journal of Supercomputing, Kluwer Academic Publishers, Dordrecht, Netherlands, 1995, pp. 253-276.
	Lizy, J., et al., "A Dynamically Reconfigurable Interconnect for Array Processors," IEEE March 1998, Vol. 6, No. 1, pp. 150-157.

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANTS
PTO-1449**

Attorney Docket No. 2885/56	Serial No. 10/009,649
Applicant(s) Vorbach et al.	
Filing Date May 29, 2002	Group Art Unit 2192

<i>O I P E</i> <i>2006</i> <i>OCT 02 2006</i> <i>TRADEMARK OFFICE</i>	Villasenor, J. et al., "Express Letters Video Communications Using Rapidly Reconfigurable Hardeare," IEEE Transactions on Circuits and Systems for Video Technology, New York, December 1995, pp. 565-567. Ye, Z.A. et al., "A Compiler for A Processor with A Reconfigurable Functional Unit," FPGA 2000, ACM/SIGNA International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 9-11, 2000, pp. 95-100. Weinhardt, Markus et al., "Pipeline Vectorization for Reconfigurable Systems," 1999, IEEE, pp. 52-62. Weinhardt, Markus et al., "Pipeline Vectorization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 2, February 2001, pp. 234-248. Xu, Hongyu et al., "Parallel QR Factorization on a Block Data Flow Architecture," Department of ECE, North Carolina State University, IEEE , 1992, pp. 332-336.
--	---